SIM Lab @ Hanyang

Pushing logic scaling past the limits of silicon with atomically thin, single-crystal 2D semiconductors — wafer-scale 2D GAAFETs and monolithically stacked CFETs that pack more transistors per footprint without sacrificing electrostatic control. SIM Lab (Semiconductor Integration Materials Laboratory) begins its research activities at the Division of Materials Science and Engineering, Hanyang University.